

TRIPUTER

V1.2

User Manual

11.12.2022

# Introduction

TRIPUTER V1.2 is a small computer based on the Cyclone V GX Starter Kit. The CPU M32632 is the heart of the system running at 50 MHz. The actual version uses 12,418 of the 29,080 ALMs (43%) in the FPGA. (ALM = adaptive logic module)

First the FPGA has to be configured. This is done by the software Quartus Web Edition. Preferable is version 13.1\*) or higher. The configuration needs no project definition. All information is contained in the SOF file or POF file. SOF files configure the SRAM cells in the FPGA directly. This is useful for testing a new hardware. POF is written to a flash device which configures the FPGA at power-up.

TRIPUTER V1.2 requires the PERI board to work properly. It uses a terminal for user I/O. The PERI board has a true RS232 interface. Another connection is based on USB. My host is a PC running Windows 7. To enable the USB interface on the FPGA board a driver is needed. The driver is for the FT232R chip and can be downloaded from the website of FTDI ([www.ftdichip.com](http://www.ftdichip.com)).

I use PuTTY on my PC. The parameters of the transmission are 115,200 baud, 8 data bits, one stop bit and no parity. The software is easy to use. It has a function for downloading a text file without handshaking. This is used to download a program or data to TRIPUTER V1.2 . Upload is currently not available and must be programmed by the user.

\*) Quartus 13.1 needs the service pack 4 to function properly.

## Hardware

### Definitions:

0 : read as "0"

x : read value is unknown

Mem : internal memory of the FPGA

RAM : Read/Write Memory

ROM : Read Only Memory, made of FPGA RAM

Reg : Register , always 4 Bytes wide

R/M : Register/Memory

All addresses are in hexadecimal notation if not otherwise defined.

### Reset behavior:

After RESET the CPU starts program execution at address 00000000. To make a defined start the ROM is accessed instead of the DRAM.

This behavior is changed to normal mode by an instruction fetch to an address  $\geq$  E0000000. The JUMP instruction can be used for this:

```
00000000      JUMP @x'E0000010 ; first opcode in ROM
```

Coding the target address as a displacement is possible.

The RESET button is KEY4 = CPU\_RESET.

### Memory Map:

<u>Address range</u>	<u>Type</u>	<u>Description</u>
00000000..1FFFFFFF	DRAM	512MB external LPDDR2 DRAM, see <u>Reset behavior</u>
E0000000..E0001FFF	ROM	8KB internal MONITOR program
E0002000	Reg	UART : Serial Interface
E0003000:W	Reg	RC_CTRL : Read configuration control register
E0003000..E0003FFF	Mem	RC_MEM : Read Configuration data memory
E0004000:R	Reg	I2C_S : Status register
E0004000..E00041FF	Mem	I2C_FIFO : I2C Write-FIFO
E0004800:W	Reg	I2C_C : Control register
E0005000:R	Reg	COUNT : NMI Counter
E0005000:W	Reg	LERG : Red and Green LEDs
E0005004:W	Reg	LESS : Seven Segment LEDs
E0005008	Reg	NECO : NMIE + NMI Counter
E0005010	Reg	NBCI : NetBSD clock interface
E0005100:R	Reg	SWK : Slide Switches + Buttons
E0005400..E0005FFF	Mem	Statistics
E0006000..E000600F	Reg	Graphic & Terminal control registers
E0006010	Reg	DMA control register
E0006100..E00061FF	Mem	Cursor definition
E0006800..E0006C16	Mem	Color table
E0007000..E0007FFF	Mem	TERM_FIFO : Terminal FIFO
E0008000..E000800F	Reg	SD Card control and status registers
E0008100..E0008107	Reg	SD Card status registers
E0008400..E000847C	R/M	SD Card control register and response memory
E0009000..E000900F	Reg	PERI SD Card control and status registers
E0009100..E0009107	Reg	PERI SD Card status registers
E0009400..E000947C	R/M	PERI SD Card control register and response memory
E000A000..E000AFFF	R/M	Ethernet Interface
E000B000..E000BFFF	Reg	PS2 (Mouse and Keyboard)
E000C000..E000CFFF	R/M	SATA Interface
E000D000..E000DFFF	R/M	Audio Interface
E000E000..E000EFFF	Mem	CAM Interface
E000F000..E000FFFF	Reg	reserved (configuration switch)
E1000000..E107FFFF	SRAM	512KB external 16-bit SRAM
E2000000..E2FFFFFFF	Mem	SDC_FIFO : SD Card interface fifo port
E3000000..E3FFFFFFF	Mem	PERI SDC_FIFO : SD Card interface fifo port
E4000000..E4FFFFFFF	Mem	SATA_FIFO : SATA interface fifo port
FFFFFE00..FFFFFE1F	Reg	Interrupt Control Unit : NS32202 ICU

## Register UART

Address : x'E000\_2000

! 13!		24 !	23		16 !	15		8 !	7		0 !	
!		+	!		+	!		+	!		+	!
!			!			D I T T T R R R	!			!		!
!	0	0	0	0	0	0	0	!	<u>R</u> <u>B</u> <u>E</u> <u>B</u> <u>E</u> <u>B</u>	!	<u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u>	!
!		+	!		+	!		+	!		+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
DR	DRS	15	R/W	Disable RS232 of PERI: "1" = disable PERI RS232
IB	INB	14	R	Receiver In bit: input of the receiver
TI	TXI	13	R/W	TX Interrupt: set to "1" if transmission finished
TE	TXIE	12	R/W	TX Interrupt Enable: enables interrupt if TXI="1"
TB	TXB	11	R	TX Busy: "1" if transmitter is busy
RI	RXI	10	R/W	RX Interrupt: set to "1" if new data is available
RE	RXIE	9	R/W	RX Interrupt Enable: enables interrupt if RXI="1"
RB	RXB	8	R	RX Busy: "1" if receiver is busy
D	DATA	7:0	R/W	DATA[7:0]: 8-bit data to send or to read. A write starts a transmission and clears TXI. Read data clears the RXI.

Reset
$$DR = TXI = TXIE = TXB = RXI = RXIE = RXB = 0$$

### Remark

TXI uses INT 12 of the ICU, RXI uses INT 11 of the ICU. The lower number has the higher priority.

The baudrate is set by switches SW1 and SW0. "0" is the switch position at the edge.

```
SW1    SW0
"0"    "0" : 115,200 baud
"0"    "1" : 57,600 baud
"1"    "0" : 38,400 Baud
"1"    "1" : 19,200 Baud
```

The transmission format is fixed to 8-N-1. The BREAK condition can be tested with the help of the IB bit.

Please note that the PERI RS232 port works in parallel to the USB communication. The same information is sent out on both ports and input from both ports is feed into the UART.

A second UART is available at address x'E0002800 if needed. This mode is used for TITAN5.

```
----- Module Read Configuration Memory -----
```

The starter kit has a flash memory to load the configuration of the FPGA during power up. The flash is much bigger (32 MB) than the FPGA needs. Therefore the rest is free for the user. TRIPUTER V1.2 stores the monitor program of NetBSD (32 KB) at address x'600000.

The module contains a memory block of 1 KB. Program access may be overlapped with reading from the flash. Operation of the module is simple: write the desired start address to a register and the hardware will read 512 byte of data.

## Register RC\_CTRL

Address : x'E000\_3000

31	24	23	16	15	8	7	0
!	+	!	+	!	+	!	+
!x x x x x x x	<u>A</u>	<u>A A A A A A A A</u>	<u>A A A A A A A</u>	x	!	x x x x x x x x	!
!	+	!	+	!	+	!	+

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
A	ADDRESS	24:9	W	Flash address to access, the lower bits are "0" A[9] selects also the half of the RC_MEM memory where the data read from the flash is stored.

Memory RC MEM : Read only

Address : x'E000 3000 - x'E000 3FFF

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	B !D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
B	BUSY	8	R	1=Read of flash ongoing, 0=no operation
D	DATA	7:0	R	Flash data, access address must be multiple of 4

The following assembler program is an example for using this module.

```
; This program reads the configuration flash.
; Input parameters:
; R0 contains the number of blocks (each having 512 bytes)
; R1 contains the address to read from Flash
; R2 contains the address where to write the data

rcfg:    save [r3,r4]                ; program entry point
        movd x'E0003000,r4          ; address of RC_CTL = RC_MEM
        movd r1,0(r4)               ; start read
        tbitb 9,r1                  ; first access to odd address?
        bfc rcfg1                   ; no
        orw x'800,r4                ; yes, change RC_MEM address

rcfg1:   tbitb 8,0(r4)
        bfc rcfg1                   ; wait for BUSY to go to "1"

rcfg2:   tbitb 8,0(r4)
        bfs rcfg2                   ; wait for BUSY to go to "0"

        cmpqw 1,r0                  ; last block read?
        beq rcfg3                   ; yes
        addr x'200(r1),r1           ; no, increment pointer
        movd r1,0(r4)               ; start next read
rcfg3:   movd 512,r3

rcfg4:   movb -4(r4)[r3:d],-1(r2)[r3:b] ; transfer data
        acbw -1,r3,rcfg4

        addr x'200(r2),r2           ; increment pointer
        xorw x'800,r4
        acbw -1,r0,rcfg2           ; big loop

        restore [r3,r4]
        ret 0
```

## ----- Module I2C -----

This module controls four external peripherals available on the Starter Kit and PERI. One is the HDMI interface (ADV7513), the second is the Audio interface (SSM2603) and the third is a clock generator (Si5338). On the PERI board is the RTC (DS3232). TRIPUTER V1.2 uses the HDMI and program this device at boot time. Its I2C address is x'72.

### Register I2C\_S

Address : x'E000\_4000

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	!	!	D D C F E E	!
!x x x x x x x x	!x x x x x x x x	!x x I Q Q U M R	!D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
DI	SDA_IN	13	R	SDA pin status
DO	SDA_OUT	12	R	Internal SDA driver status
CO	SCL_OUT	11	R	Internal SCL driver status
FU	FULL	10	R	I2C FIFO full flag
EM	EMPTY	9	R	I2C FIFO empty flag
ER	ERROR	8	R	I2C error flag
D	Data	7:0	R	I2C read data, there is no FIFO for I2C read.

### Register I2C\_C

Address : x'E000\_4800

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 C F R	!
!	+	!	+	!

ID	Name	Bits	Access	Description
C	CHANNEL	2	W	Channel select, set to one is normally not needed.
F	FAST	1	W	Fast bit, if set selects fast operation of I2C: 16 CPU clock cycles per bit, otherwise 64 clock cycles.
R	RUN	0	W	Run bit, if set I2C is active.

#### Reset

F = R = 0

### Memory I2C\_FIFO : Write only

Address : x'E000\_4000 - x'E000\_41FF

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	!	!	E B R	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 N E D	!D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
EN	END	10	W	1=End I2C transmission, STOP condition
BE	BEGIN	9	W	1=Begin I2C transmission, START condition
RD	READ	8	W	1=Read data from device
D	Data	7:0	W	I2C write data

#### Remark

The FIFO has 128 entries. All bits have to be written in one word. If the FIFO

is full no further writes are possible.

### Register COUNT

Address : x'E000\_5000

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!	C	C	C	C	C	C	C	C
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
C	COUNTER	31:0	R	COUNTER[31:0]: counts upward This counter can not be stopped, except in Reset. If NMI is enabled the counter counts up to 49,999,999 and then restarts at 0.

#### Reset

COUNTER = 32'd0

### Register LERG

Address : x'E000\_5000

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!	x	x	x	x	x	x	x	x
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
G	LEDG	23:16	W	LEDG[7:0]: the 8 green LEDs named LEDG0 to LEDG7 of the Cyclone V GX Starter Kit.
R	LEDR	7:0	W	LEDR[7:0]: the 8 red LEDs named LEDR0 to LEDR7 of the Cyclone V GX Starter Kit.

#### Reset

no action

#### Remark

The LED named LEDR9 is used by the hardware to show any problems with the DRAM interface. If you ever notice that this LED is blinking please call the service hotline. LEDR8 shows an access of the SD card.

### Register LESS

Address : x'E000\_5004

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!	H	H	H	H	H	H	H	H
!	x	3	3	3	3	3	3	3
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
H3	LESS3	30:24	W	LESS3[6:0]: the seven segment LED named HEX3
H2	LESS2	22:16	W	LESS2[6:0]: the seven segment LED named HEX2
H1	LESS1	14:8	W	LESS1[6:0]: the seven segment LED named HEX1
H0	LESS0	6:0	W	LESS0[6:0]: the seven segment LED named HEX0

#### Reset

no action

#### Remark

The segment 0 is LESSx[0] at the top clockwise up to segment 6 which is LESSx[6]. DP is not available.



## Register NECO

Address : x'E000\_5008

```

!31          24!23          16!15          8 !7          0 !
!      +      !      +      !      +      !      +      !
!N P C C C C C C !C C C C C C C C !C C C C C C C C !C C C C C C C C !
!      +      !      +      !      +      !      +      !

```

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
N	NMIE	31	R/W	NMI Enable: enable NMI if set to "1"
P	PRST	30	R/W	PERI Reset Enable: enable if set to "1"
C	COUNTER	29:0	R	COUNTER[29:0]: same as register COUNT

### Reset

NMIE = 0 , PRST = 0 , COUNTER same as in COUNT

## Register NBCI

The two NBCI registers are special registers used only at the start of NetBSD.

Address : x'E000\_5010

x'E000\_5014

```

!31          24!23          16!15          8 !7          0 !
!      +      !      +      !      +      !      +      !
!C C C C C C C C !C C C C C C C C !C C C C C C C C !C C C C C C C C !
!      +      !      +      !      +      !      +      !

```

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
C	CLIF	31:0	W	Clock Interface

## Register SWK

Address : x'E000\_5100

```

!31          24!23          16!15          8 !7          0 !
!      +      !      +      !      +      !      +      !
!0 0 0 0 0 0 0 0 !0 0 0 0 0 0 0 0 !0 0 S S S S S S !S S S S S S S S !
!      +      !      +      !      +      !      +      !

```

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
S	SWITCH	13:0	R	SWITCH[13:0]: the 10 slide switches named from SW9 to SW0 = S[9:0] and the 4 buttons named from KEY3 to KEY0 = S[13:10] of the Cyclone V GX GX Starter Kit.

```
----- Module Statistic Counters -----
```

This module contains eight 36 bits wide counters. They count certain events of the CPU M32632. In addition there is a microsecond counter which is 32 bits wide. All counters can be reset to 0 at any time.

Only the upper 32 bits of the event counters can be read. Therefore a read value of 1 means that there were already 16 events. The following list describes which events are counted by which counter:

Counter	Address	Event
STAT_0	x'E000_5400	data cache read access
STAT_1	x'E000_5404	data memory read access
STAT_2	x'E000_5408	data page table entry access (MMU operation)
STAT_3	x'E000_540C	data write
STAT_4	x'E000_5410	instruction cache read access
STAT_5	x'E000_5414	instruction memory read access
STAT_6	x'E000_5418	instruction page table entry access
STAT_7	x'E000_541C	collisions
STAT_8	x'E000_5420	microseconds

One memory read access has also one cache read access. A page table entry access has two data memory read accesses. The event of the collisions counter is a hit of a data write in the instruction cache.

One purpose of the counters is to measure the hit ratio of the data and instruction caches.

## Memory CLRSCO : Read only

The reset functionality of the statistic counters uses a read access at a certain address. One address bit is used for a certain counter. Therefore all counters can be reset at once.

Address : x'E000 5800 - x'E000 5FFF

31	24							23	16							15	8							7	0										
!	+							!	+							!	+							!	+							!			
!								!								!	C C C							!	C C C C C C							!			
!	1	1	1	0	0	0	0	!	0	0	0	0	0	0	0	0	!	0	1	0	1	1	8	7	6	!	5	4	3	2	1	0	x	x	!
!	+							!	+							!	+							!	+							!			

<= Address

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
C8	CLRS8	10	R	Clear STAT <sub>8</sub> : set to 0
C7	CLRS7	9	R	Clear STAT <sub>7</sub> : set to 0
C6	CLRS6	8	R	Clear STAT <sub>6</sub> : set to 0
C5	CLRS5	7	R	Clear STAT <sub>5</sub> : set to 0
C4	CLRS4	6	R	Clear STAT <sub>4</sub> : set to 0
C3	CLRS3	5	R	Clear STAT <sub>3</sub> : set to 0
C2	CLRS2	4	R	Clear STAT <sub>2</sub> : set to 0
C1	CLRS1	3	R	Clear STAT <sub>1</sub> : set to 0
C0	CLRS0	2	R	Clear STAT <sub>0</sub> : set to 0

Address bits 1 and 0 are "don't care". The data read is "don't care".

## ----- Module Graphic & Terminal -----

The graphic and terminal interface supports two different operating modes: the graphic mode with a resolution of 1280 by 1024 pixels in four different color modes and a text mode. The text mode shows 64 lines of 128 characters. Control codes are compatible to VT100. These two modes can be used also simultaneously.

The intended monitor is a 19 inch LCD display at 60 Hz frame rate. The pixel clock is 90 MHz. The HDMI output can be connected with the proper cable to a DVI input. For HDTV resolution the required bandwidth is currently too high.

The display data is fetched from the DRAM by DMA. Please note that the 24-bit color mode is using a large part of the available bandwidth of 800 MB/s. No user action is required to setup the DMA operation.

The 24-bit color mode uses a compact format in memory. 3 bytes are used for one pixel. A whole line uses 3,840 bytes.

The character set of the terminal is fixed. The character field is 10 pixels wide and has a height of 16 lines.

### Register GT\_CTRL

Address : x'E000\_6000

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!F D	!	!	!	I U C C E !
!E x A x x x x x	!x x x x x x x x	!x x x x x x x x	!x x x	E L M M N !
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
FE	FRAMEEND	31	R	FE is set at the end of a frame. Software uses this bit to switch to another memory area to display. A read from address x'E000_6004 clears this bit.
FC	FIFOCRSH	30	R	FC = FIFO crash is a status flag that is set if the graphic FIFO runs empty. That should never happen.
DA	DMAACT	29	R	DA is set if DMA is active.
IE	INTENA	4	W	Interrupt enable bit for the FE bit (bit 31).
UL	USELUP	3	W	If this bit is set, the color look up table is used.
CM	COLMODE	2:1	W	Color mode: b'00 : 1 bit per pixel b'01 : 8 bit per pixel b'10 : 16 bit per pixel b'11 : 24 bit per pixel
EN	ENABLE	0	R/W	Enable video, this bit must be set if the graphic and terminal unit is used.

#### Reset

EN = 0

### Register GT\_GRAF

Address : x'E000\_6004

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!x x x G G G G G	!G G G G G G G G	!G G G G G G G G	!x x x x x x x x	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
G	GRAFADR	28:8	W	Start address for graphic memory. It can be anywhere in the 512 MB DRAM. The lower 8 bits are always 0.

### Register GT\_TEXT

Address : x'E000\_6008

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!F F		!		!		!		!
!F E 0 0 0 0 0 0	!	0 0 0 0 0 0 0 0	!	0 0 0 0 0 0 0 0	!	T T T T T T T T	!	
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
FF	FIFOFUL	31	R	Terminal FIFO is full.
FE	FIFOEMP	30	R	Terminal FIFO is empty.
T	TEXTLIN	7:0	W	Start display text line: valid values are 0 to 63. 0 is at the top of the screen. Any other value will disable the terminal.

### Register GT\_CURSOR

Address : x'E000\_600C

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!0 0 0 0 0 Y Y Y	!	Y Y Y Y Y Y Y Y	!	0 0 0 0 0 X X X	!	X X X X X X X X	!	
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
Y	YPOSI	26:16	W	Y-Position of cursor, 0 is at the top of the screen. Valid values are 0 to 1023, values > 1023 disable the cursor.
X	XPOSI	10:0	W	X-Position of cursor. Valid values are 0 to 1279.

### Register DMAC

Address : x'E000\_6010

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!0 0 0 D D D D D	!	D D D D D D D D	!	D D D D D D D D	!	W 0 0 0 B B B B	!	
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
D	DMAADR	28:8	W	DMA Address for memory.
W	WRITE	7	W	Write: if set data from DRAM is written to SATA disk. If reset data from SATA disk is written into DRAM.
B	BLOCK	3:0	W	Block: number of 512B blocks to transfer. 1 to 8 are valid numbers.

Register DMAC defines a data transfer between main memory and the SATA device.  
Each single DMA cycle transfers 256 bytes.

### Memory CURSOR : Write only

The cursor is a 32 by 32 pixel wide field which has the highest priority to display if enabled. The upper left pixel is the address in the register GT\_CURSOR. Each pixel has 2 bits to use three colors and a transparent mode:  
2'b00 : transparent mode  
2'b01 : color 1 defined at address x'E000\_6C04  
2'b10 : color 2 defined at address x'E000\_6C08  
2'b11 : color 3 defined at address x'E000\_6C0C  
The 1024 pixels by 2 bits require 256 byte to store. The upper left pixel is defined at the lowest address in bits 1:0 .

Address : x'E000\_6100 - x'E000\_61FF

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!D	D	D	D	D	D	D	D	D
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	31:0	W	Write data to define cursor.

#### Memory LOOKUP\_TABLE : Write only

The lookup table is a 24 bits wide memory containing 262 locations. Its use depends on the selected color mode. The 1 bit color mode uses the locations 0 and 1. If no lookup table is used black (0) and white (1) is shown.

8 bit color mode simply selects one of the locations 0 to 255. A 16 bit pixel has three fields used for color definition:

Bits 15:11 used for RED, lookup location 0 to 31

Bits 10:5 used for GREEN, lookup location 0 to 63

Bits 4:0 used for BLUE, lookup location 0 to 31

24-bit color mode uses three bytes, one for each color. In lookup mode each byte is translated to any other byte.

The locations 256 - 259 are used for the cursor. Locations 260 (background) and 261 (character) are used for the terminal color definitions.

The lookup memory can be written in bytes, words or double-words.

Address : x'E000\_6800 - x'E000\_6C16

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!0	0	0	0	0	0	0	0	0
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
R	RED	23:16	W	Write data to define RED.
G	GREEN	15:8	W	Write data to define GREEN.
B	BLUE	7:0	W	Write data to define BLUE.

#### Memory TERM\_FIFO : Write only

The terminal FIFO has 1024 byte-wide entries. The speed of the terminal is very high (around 40 Mbaud). Only clear operations will take longer. But it is better to check the FIFO status before writing large amounts of data.

The FIFO can be written with byte, word and double-word in the 4 kbyte address range beginning at x'E000\_7000. The byte at the lowest address will be shown first.

The terminal is not able to execute all VT100 command sequences. It is optimized for using NetBSD. If something is missing please inform the author of the user manual.

Address : x'E000\_7000 - x'E000\_7FFF

31	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
D	D	D	D	D	D	D	D
!	+	!	+	!	+	!	!

ID	Name	Bits	Access	Description
D	DATA	31:0	W	Write data to TERM_FIFO.

#### ----- Module SD Card -----

TRIPUTER V1.2 enables the SD card interface of the starter kit. It uses 4 bit for data transfer. The bus speed is 25 MHz and the transfer rate is 12.5 MB/s. The interface supports only SDHC cards.

The SDC requires a complex startup procedure. Afterward read and write accesses are more or less easy to implement. TRIPUTER V1.2 has no DMA hardware for data transfer.

#### Register SDC\_STA

Address : x'E000\_8000

31	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
S	S	S	S	S	R	C	W
!	+	!	+	!	+	!	!
1	1	0	C	D	D	D	D
!	+	!	+	!	+	!	!
X	E	D	D	D	D	D	D
!	+	!	+	!	+	!	!
E	L	S	E	0	0	0	0
!	+	!	+	!	+	!	!
0	0	0	0	0	0	0	0
!	+	!	+	!	+	!	!
Q	F	S	0				
!	+	!	+	!	+	!	!

ID	Name	Bits	Access	Description
SC	SDCMD	28	R	The status of the SD CMD pin.
SD	SDDAT	27:24	R	The status of the four SD DAT pins.
RX	RXDONE	23	R	If set the response of the device has been received.
CE	CRCERR	22	R	If set the received response has a crc error.
WD	WRDONE	21	R	Write Done: if set data write is done, only set if there is no crc error.
RD	RDDONE	20	R	Read Done: if set data read is done.
CD	CRCDAT	19:16	R	If set a crc error is received during read on the corresponding data pin.
WE	WRERR	15	R	Write Error: if set a crc write error on the data pins was detected in the SD card.
RL	RDLEER	14	R	Read Leer: if set the read buffer is empty.
RS	RESTAT	13	R	Response Status: the response bits 31:19 are not "0"
AE	AUTERR	12	R	Auto Error: if set an error occurred during an APP command
AO	ALLON	3	R(W)	All on: if "1" the SDC interface is active
RF	RUNFL	2	R(W)	Run flag: if "1" the SD clock is running
SS	SLOWSP	1	R(W)	Slow speed: if "1" the slow clock is used (only during initialization)

#### Remark

The bits ALLON, RUNFL and SLOWSP can be set in the register SDC\_CTL.

## Registers SDC\_COUW & SDC\_COUR

The registers count the number of read and written blocks of the SDC interface.

Address : x'E000\_8100 = SDC\_COUR, number of blocks read

Address : x'E000\_8104 = SDC\_COUW, number of blocks written

31	24!23							16!15							8 !7							0 !											
!	+							!	+							!	+							!									
!	0	0	0	0	0	0	<u>C C</u>	!	C	C	C	C	C	C	C	C	!	C	C	C	C	C	C	C	!	C	C	C	C	C	C	C	!
!	+							!	+							!	+							!									

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
C	COUNT	25:0	R	The 26 bits wide counter value

### Remark

The chip reset doesn't reset the registers. Use SDC\_CTRL for this purpose.

## Register SDC\_BM

Address : x'E000 8400

131	24!23	16!15	8 !7	0 !
! + ! + ! + ! + !	! + ! + ! + ! + !	! + ! + ! + ! + !	! + ! + ! + ! + !	! + ! + ! + ! + !
!B B B B B B B B !	!B B B B B B B B !	!0 0 0 0 0 0 0 0 !	!R R R R R R R R !	! + ! + ! + ! + !
! + ! + ! + ! + !	! + ! + ! + ! + !	! + ! + ! + ! + !	! + ! + ! + ! + !	! + ! + ! + ! + !

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
B	BLKCOU	31:16	R	The actual number of blocks to read or write
R	RESDAT	7:0	R	The response data memory: address bits 7:2 select one of 32 bytes received although the maximum of SD response is 136 bits = 18 bytes.

## Register SDC\_PAR

Address : x'E000\_8000

131	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!P P P P P P P P	!	P P P P P P P P	!	P P P P P P P P	!	P P P P P P P P	!
!	+	!	+	!	+	!	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
P	PARAM	31:0	W	Parameter for a SD card command. This register can be written with bytes, words or double-word.

## Register SDC\_CMD

Address : x'E000 8004

131	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!x x x x x x x x	!x x x x x x x x	!x x x x x x x x	!x x x x x x x x	!x <u>C C C C C C C</u>			
!	+	!	+	!	+	!	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
C	CMD	6:0	W	The command number is given in bits 5:0. If bit 6 is set an APP command is executed (two SD commands are executed together).

## Register SDC\_BLO

Address : x'E000\_8008

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x x	!x x x x x x x x	!B B B B B B B B	!B B B B B B B B	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
B	BLOCK	15:0	W	The number of blocks to read or write is set in this register: 1 to 65535 is allowed.

## Register SDC\_ID

Address : x'E000\_800C

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x x	!x x x x x x x x	!I I I I I I I I	!I I I I I I I I	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
I	IDNUM	15:0	W	The ID number is set in this register. The ID is determined during initialization and later used by certain commands, for example APP command.

## Register SDC\_CTRL

The control register has a special write mode: a write access only modifies the bits which are set to "1" during the write access. The bit 0 determines which value is stored in the activated control bit. For example the byte value x'0E set the control bits 3,2 and 1 to "0".

Address : x'E000\_8400

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	!	!	!	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 <u>W</u> <u>R</u> <u>O</u> <u>F</u> <u>S</u> <u>A</u>	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
CW	CLEARW	5	W	If "1" set the SDC_COUW register to 0
CR	CLEARR	4	W	If "1" set the SDC_COUR register to 0
AO	ALLON	3	W(R)	All on: if "1" the SDC interface is active
RF	RUNFL	2	W(R)	Run flag: if "1" the SD clock is running
SS	SLOWSP	1	W(R)	Slow speed: if "1" the slow clock is used (only during initialization)
DA	DATA	0	W	Data bit

### Reset

ALLON = RUNFL = SLOWSP = 0

### Remark

The bits ALLON, RUNFL and SLOWSP can be read in register SDC\_STA.



## Memory SDC\_FIFO

The SDC module contains a write FIFO of 2 KB and a read FIFO of 1 KB. The access of the FIFOs is very flexible and can use byte, word or double-word. It is important to note that an access to an empty read FIFO will halt the CPU! The same is true if the write FIFO gets full. The SD card is a serial device by definition and this means that it will send or receive data until the host sends a stop command. Therefore I have reserved a huge address area (16 MB) to cover this behavior with the MOVS opcode of Series 32000.

Address : x'E200\_0000 - x'E2FF\_FFFF

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	D D D D D D D D	!	D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	31:0	R/W	Read or Write data to SDC FIFOs.

### Remark

Inside the address range the address is not used.

## ----- Module PERI SD Card -----

The PERI board has an additional SD Card interface. The functionality is identical to the one on the starter kit.

The only difference is that the PERI version reads the pins "card detect" and "write protect". This information can be found in the register PERI\_SDC\_STA.

## Register PERI\_SDC\_STA

Address : x'E000\_9000

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	C W S S S S S	!	R C W R C C C C	!
!	D P 0 C D D D D	!	X E D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
CD	CADET	31	R	Card Detect: "1" if a card is inserted
WP	WRPRO	30	R	Write Protect: if this bit is "1" a write should not be done. This is currently managed by software only.

For the other bits see the register SDC\_STA.

## ----- Module SATA -----

The SATA interface is the highlight of the TRIPUTER hardware. It uses one of the 3.125 Gbit/s transceiver of the Cylcone V GX FPGA. The supported version of SATA is the first generation which offers a speed of 1.5 Gbit/s. This delivers a byte transfer rate of 150 MB/s which is more than enough for TRIPUTER.

In a PC SATA has the same software interface like parallel ATA. The simple nature of this interface was kept for compatibility reasons. Therefore the register interface in TRIPUTER is simple too.

### Reset Operation

Reset of the SATA device and establishing the high speed serial link between the device and the FPGA is done by writing to the register SATA\_INI. Reset is the only case in which the device sent a data packet to the host without a command being issued. The data packet describes the status of the SATA device after the reset.

TRIPUTER V1.2 uses a small program to reset the device. A second program can be used to show some information about the SATA device. This program sent an "Identify Device" command (opcode x'EC). Some parts of the response are shown, for example the device type and the number of usable sectors.

### Normal Operation

After resetting the device normal operation can begin. For this purpose only three commands are used. Devices with a capacity of less than 137 GB must use the following commands:

- a) Read DMA : opcode x'C8 , SATA\_LBA and SATA\_FSC are required
- b) Write DMA : opcode x'CA , SATA\_LBA and SATA\_FSC are required
- c) Flush Cache : opcode x'E7 , set SATA\_LBA to 0 and SATA\_FSC to 0

If a device with more than 137 GB shall be used, then other commands are required to access the full range:

- a) Read DMA Extended : opcode x'25 , SATA\_LBA and SATA\_FSC are required
- b) Write DMA Extended : opcode x'35 , SATA\_LBA and SATA\_FSC are required
- c) Flush Cache Extended : opcode x'EA , set SATA\_LBA to 0 and SATA\_FSC to 0

The Flush Cache commands are used when the system is shutting down. There are a lot of other commands available in the ATA specification. They all can be issued by the SATA interface in the FPGA. But it is not verified that the response process is always successful.

Currently the SATA interface supports devices with up to 2 TB capacity (32 bit logical block address = LBA). Read and write accesses are limited to 256 sectors maximum.

Most of the SATA interface is clocked at 37.5 MHz which is a quarter of the byte transfer rate. Only a small part directly connected to the transceiver is clocked at 150 MHz.

### Register SATA\_CMD

Address : x'E000\_C000

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!		!		!	C C C C C C C C	!	C C C C C C C C	!
!	x x x x x x x x	!	x x x x x x x x	!	T T T T T T T T	!	M M M M M M M M	!
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
CT	CTRL	15:8	W	Control Byte of ATA , writing to this byte stores the data inside the FPGA.
CM	CMD	7:0	W	Command Byte of ATA , writing to this byte will initiate a new command sent to the SATA device. Before that the register SATA_LBA and SATA_FSC shall be set.

#### Remark

Using a word operand defines the Control Byte and the Command Byte in the new SATA command.

### Register SATA\_CTRL

Address : x'E000\_C004

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!		!		!		!	C C C C C C C C	!
!	x x x x x x x x	!	x x x x x x x x	!	x x x x x x x x	!	T T T T T T T T	!
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
CT	CTRL	7:0	W	Control Byte of ATA , writing to this byte will initiate a transfer of the register set to the SATA device.

### Register SATA\_LBA

Address : x'E000\_C008

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!	L L L L L L L L	!	L L L L L L L L	!	L L L L L L L L	!	L L L L L L L L	!
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
L	LBA	31:0	W	Logical Block Address, defines the start sector for a Read or Write operation.

#### Remark

This register shall only be written as a double-word.

## Register SATA\_FSC

Address : x'E000\_C00C

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!F F F F F F F F	!F F F F F F F F	!x x x x x x x x	!S S S S S S S S	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
F	FEAT	31:16	W	Feature Register, defines the content of the Feature Register. Read and Write operations don't use this register (set to "0").
S	SECO	7:0	W	Sector Count Register, defines the number of sectors to read or write. If SECO is "0" then 256 sectors are read or written.

### Remark

This register shall only be written as a double-word.

## Register SATA\_CLI

Address : x'E000\_C010

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!x x x x x x x x	!x x x x x x x x	!x x x x x x x x	!x x x x x x x x	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
-	----	----	W	Writing to this register will clear the SATA Interrupt, see register SATA_STA.

## Register SATA\_STA

Address : x'E000\_C000

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!I 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!E E E E E E E E	!S S S S S S S S	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
I	INT	31	R	Interrupt Bit, set at the end of a command. This bit is cleared if a new command is sent or SATA_CLI is written. It is connected to INT 4 of the ICU.
E	ERRO	15:8	R	Error Byte, sent from the SATA device at the end of a command.
S	STAT	7:0	R	Status Byte, sent from the SATA device at the end of a command. If STAT[0] is "1", an error has occurred and the content of the error byte will not be 0.

### Remark

A successful operation puts x'50 in STAT and 0 in ERRO.

## Register SATA\_FIN

Address : x'E000\_C004

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 N N N N	!N N N N N N N N	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
N	NUMB	11:0	R	Number of double-words in receive FIFO: 0 - 2048 .

The following registers are for debugging purposes. During normal behavior there is no need to examine their content.

### Register SATA\_DBG

Address : x'E000\_C008

31	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!		!		!	W R	!	!
!	0 0 0 A A A A A	!	D D D D D D D D D	!	0 0 0 0 S S S S	!	E E 0 P P P P P
!	+	!	+	!	+	!	+

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
A	ADDR	28:24	R	Address of the next double-word to be written in the monitor buffer.
D	DREQ	23:16	R	Counter for data requests from the SATA device.
S	STAT	11:8	R	State of the receiver state machine. b'0010 is the inactive state and should be observed after reset.
WE	WRER	7	R	The SATA device has detected a CRC error in the data sent by the FPGA. This bit is cleared by every new command.
RE	RDER	6	R	The FPGA has detected a CRC error in the data sent from the SATA device. This bit is cleared by every new command.
P	PRIM	4:0	R	Primitive sent by the SATA device and decoded by the receiver in the FPGA. 1 - 18 are valid numbers for all primitives. Otherwise 0 is shown. Please note that the frequencies of the SATA logic and the CPU are different. Therefore the CPU can not see the exact behavior of the receiver link.

### Register SATA\_MON

The monitor buffer stores the double-words of a received message (no "real" data) from the SATA device including the CRC. It is build as a circular buffer of 32 entries. If a new command is sent to the SATA device the pointer in the monitor buffer is set to 0.

Address : x'E000\_C400 - x'E000\_C47F

31	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!	D D D D D D D D D	!	D D D D D D D D D	!	D D D D D D D D D	!	D D D D D D D D D
!	+	!	+	!	+	!	+

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
D	DATA	31:0	R	Read data of 1 of 32 entries.

### Register SATA\_INI

Address : x'E000\_C808

31	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!	x x x x x x x x x	!	x x x x x x x x x	!	x x x x x x x x x	!	x x x x x x x x x
!	+	!	+	!	+	!	+

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
-	----	----	W	Writing to this register initiates the SATA reset procedure.

## Memory SATA\_FIFO

The SATA module contains a write FIFO of 8 KB and a read FIFO of 8 KB. The access of the FIFOs is limited to double-word. It is important to note that an access to an empty read FIFO will halt the CPU! The same is true if the write FIFO gets full. The number of double-words contained in the read FIFO can be seen in the register SATA\_FIN (0 up to 2048). The huge address area (16 MB) allows the use of the MOVS opcode of Series 32000 to transfer the data.

Address : x'E400\_0000 - x'E4FF\_FFFF

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!D	D	D	D	D	D	D	D	D
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	31:0	R/W	Read or Write data to SATA FIFOs.

### Remark

Inside the address range the address is not used.

## ----- Module PERI Ethernet -----

The Ethernet module is the interface to the LTX972A PHY transceiver on the PERI board. It supports speeds of 10 Mbit/s and 100 Mbit/s. Due to the build-in intelligence LTX972A initializes itself to the wire speed. Therefore the interface is quite simple.

## Register ETH\_TX

Writing to this register will immediately start a frame transmission.

Address : x'E000\_A800

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!x	x	x	x	x	x	x	x	x
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	10:0	W	Data: length of frame to be sent in bytes

## Register ETH\_RXACK

Writing to this register will acknowledge the reading of a frame. Data is don't care.

Address : x'E000\_A900

## Register ETH\_RXDIS

Writing to this register will disable the reveiver. Data is don't care.

Address : x'E000\_A908

## Register ETH\_RXEN

Writing to this register will enable the reveiver. Data is don't care.

Address : x'E000\_A90C

## Register ETH\_PHYRST

Writing to this register will reset the PHY. Data is don't care.

Address : x'E000\_AA00

## Register ETH\_PHYEN

Writing to this register will enable the PHY. Data is don't care.

Address : x'E000\_AA04

## Register ETH\_MAC

Writing to this register will sent and receive data via the MAC interface of the PHY. Address bit "7" defines a read ("1") or write ("0"). Address bits "6" to "2" selects one of the 32 registers inside the PHY.

Address : x'E000\_AF00 - x'E000\_AFFF

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x x	!x x x x x x x x	!D D D D D D D D	!D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	15:0	W	Data to be sent to the MAC interface. Don't care if the MAC interface is being read.

## Register ETH\_STAT

Address : x'E000\_A800

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!M M M M M M M M	!M M M M M M M M	!S M C T R F F F	!F F F F F F F F	!
!D D D D D D D D	!D D D D D D D D	!A I R R A L L L	!L L L L L L L L	!
!	+	!	+	!

ID	Name	Bits	Access	Description
MD	MDCDAT	31:16	R	MDC Data: read data of MDC interface, valid if STAAC is "0".
SA	STAAC	15	R	State Active: "1" if the MDC interface is running
MI	MDINT	14	R	MD Int: signals an interrupt of the MDC interface
CR	CARSE	13	R	Carrier Sense: status signal of PHY
TR	TXRUN	12	R	TX Run Flag: "1" if the transmitter is running. This bit has to be checked before sending a new frame.
RA	RXAVA	11	R	RX Frame Available: "1" if a frame has been reveived
FL	FRALE	10:0	R	Frame Length: length of the frame in byte to be read next

### Memory ETH\_RMEM : Read only

A received frame is stored in ETH\_RMEM starting at address x'E000\_A000. The length of the frame is shown in ETH\_STAT. The hardware is able to receive a second frame during read of the first one.

Address : x'E000\_A000 - x'E000\_A7FF

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	D D D D D D D D	!	D D D D D D D D	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
D	DATA	31:0	R	Data: read data, can be accessed like a memory with byte, word and double-word

### Memory ETH\_WMEM : Write only

A frame to be sent is stored in ETH\_WMEM starting at address x'E000\_A000. The length of the frame is sent to the hardware during access of ETH\_TX. Only one frame can be stored in ETH\_WMEM at any time. (May be changed in the future...)

Address : x'E000\_A000 - x'E000\_A7FF

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	D D D D D D D D	!	D D D D D D D D	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
D	DATA	31:0	W	Data: write data, can be accessed like a memory with byte, word and double-word



## ----- Module PS2 -----

The PERI board has two PS2 ports, one for a keyboard and the other for a mouse. They are used now with old legacy devices. USB is in my view too difficult to implement. Maybe one day in the future I will do it. But this requires also a new PERI board then.

Two registers are provided to read and write to each port. The register at address x'E000\_B000 is associated with the keyboard (pink input at the connector). The register at address x'E000\_B010 is associated with the mouse (green input at the connector). But the functionality is identical and may be exchanged.

### Register PS2\_REG

Address : x'E000\_B000

Address : x'E000\_B010

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!	!	! C D R A N P C D !	!	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	! <u>Q</u> <u>Q</u> <u>U</u> <u>C</u> <u>D</u> <u>A</u> <u>I</u> <u>I</u> !	! <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> <u>D</u> !	!
! +	! +	! +	! +	!

ID	Name	Bits	Access	Description
CO	CLKOUT	15	R	Clock Output: signal of TRIPUTER at the port
DO	DATOUT	14	R	Data Output: signal of TRIPUTER at the port
RU	RUNTX	13	R	Run Transmitter: "1" if the transmitter is running
AC	ACK	12	R	Acknowledge of the external device
ND	NEWDAT	11	R	New data in the receiver, used as interrupt signal, cleared by writing to address+4
PA	PARI	10	R	Parity of the received data
CI	CLKIN	9	R	Clock Input: the input signal at the port
DI	DATIN	8	R	Data Input: the input signal at the port
D	DATA	7:0	R/W	Data: write to send data to the device and read if data is received from the device

#### Remark

The interrupt output of the keyboard/mouse is connected to INT 13/INT 14 of the ICU.

Please note that the signals CLOCK and DATA at the port are bidirectional by wired-and and therefore both the driving and the sensing status are available in the PS2\_REG register.

## ----- Module Audio -----

TRIPUTER V1.2 contains a simple interface to the audio device on the Cyclone V GX Starter Kit, an Analog Devices codec SSM2603. The codec is being programmed via I2C at addresses x'34 (write) and x'35 (read). Please read the data sheet of SSM2603 for further information.

The audio module allows at the moment only one mode of playback: 16 bit data at a sample rate of 44.1 kHz. This is a standard frequency for MP3 coded music.

The audio module contains a FIFO for a constant flow of data to the codec. Its size is 1024 words of 32 bits.

### Register AUDIO\_CTRL

Address : x'E000\_D000

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!A F	!	F !	F F F !F F F F F F F F !	!
!E E 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	U !0 0 0 0 0	C C C !C C C C C C C C C !	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
AE	AUDEN	31	R/W	Audio Enable: set to "1" to become active
FE	FIFOEN	30	R/W	FIFO Enable: set to "0" to initialize the pointer of the FIFO. Set to "1" to play music.
FU	FFUNF	16	R	FIFO Underflow: "1" if the FIFO becomes empty during playback - should not happen! Cleared when FIFOEN = "0".
FC	FFCON	10:0	R	FIFO Content: number of words in FIFO, 0 up to 1024

#### Reset

AUDEN = FIFOEN = 0

### Register AUDIO\_FIFO

Address : x'E000\_D800

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	!
!L L L L L L L L	!L L L L L L L L	!R R R R R R R R	!R R R R R R R R	!
!D D D D D D D D	!D D D D D D D D	!D D D D D D D D	!D D D D D D D D	!
! +	! +	! +	! +	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
LD	LEFTD	31:16	W	Left Data: two complement data, "0" is quite.
RD	RIGHTD	15:0	W	Right Data: see Left data

#### Remark

AUDIO\_FIFO shall only be written as a double-word to avoid FIFO confusion.

## ----- Module NS32202 ICU -----

TRIPUTER V1.2 uses the NS32202 ICU of the PC532. Unfortunately this device is too complex to be described here. Please read the data sheet which is available at [www.cpu-ns32k.net](http://www.cpu-ns32k.net). TRIPUTER uses the interrupt 8 for the graphic interrupt. All interrupts are active high. Edge triggering on the rising edge or level triggering on the high level is possible. A 5 MHz clock is available for the internal counters. The prescaler of the ICU cannot be used with this clock.

# Software

TRIPUTER V1.2 uses a simple monitor program called MONITOR. It provides seven commands: LOAD, RUN, DUMP, NETBSD, TITAN, + and - . Only the first letter of LOAD, RUN, DUMP, NETBSD and TITAN is necessary. Commands and addresses are not case sensitive. Addresses are entered as hexadecimal numbers.

MONITOR displays a second clock on the seven segment LEDs. If a character is received by the UART the value is shown on the red LEDs and the index in the buffer on the green LEDs. Heavy flashing occurs during a download.

At boot time the MONITOR initializes the ADV7513. Therefore application programs can immediately use the graphic and the terminal.

## Register Definitions:

SP0	Stack Pointer	00000300
INTBASE	Interrupt Base	00000300
SB	Static Base	00000400

All other registers are not used.

## Memory Map:

00000200..000002FF	Stack Area
00000300..0000037F	Interrupt Vector Area
00000380..000004FF	Static Base Area
00000500..000005FF	Serial Interface Input Area

<u>Commands</u>	<u>&lt;CR&gt;</u>	<u>Description</u>
L(OAD) address	YES	LOAD downloads bytes from the host system. The format is Intel Hex without any flow control. LOAD shows after each line received the total number of bytes received.
R(UN) address	YES	RUN executes a program. It uses the instruction "BSR addr" to start the program. The instruction "RET 0" is used at the end of the program to return to MONITOR.
D(UMP) address	YES	DUMP displays 16 lines of 16 bytes each. Each line shows the address, the bytes in hexadecimal form and a alphanumeric interpretation.
N(ETBSD) mode	YES	NETBSD starts NetBSD. "mode" can be a two-digit number. The right number (or only one digit) selects the output device: mode 1 : output => graphic-terminal (HDMI) mode 2 : output => host mode 3 : output => host and graphic-terminal (HDMI) The left number selects the base address in GByte for the image to be used on the SDHC card. Only values of 0,2,4 and 6 are allowed.
+	NO	performs a DUMP with the last DUMP address + 256.
-	NO	performs a DUMP with the last DUMP address - 256.
T(ITAN5) 0	YES	starts the software TITAN5.

The command letters can be also lower-case.

As an example for an Intel hex file the first and the last line is shown:

```
:0800000000102030405060708D4
:000000001FF
```

## NetBSD

TRIPUTER can be at any time only in one mode of operation. Some hardware characteristics are mode dependent. For example in PC532 mode the external SRAM became a ROM to store the monitor program of PC532.

It is not the purpose of this manual to describe the features of the guest systems. For all the planned systems this is too much work for one person. I assume that the user knows the basics of the system of interest.

After the start of NetBSD with "N modus" you will see the output of the PC532 monitor program. Enter "boot" to start NetBSD. The next stop requires just <CR>. Then the boot procedure continues. At the end a username is requested. "root" is always available with no password. If you want to stop the system please use "halt".

The PC532 uses SCSI drives as the mass storage devices. TRIPUTER uses a SATA device to emulate an SCSI drive. The SATA device can either be a SSD or a HDD.

There are two choices to see the text output of NetBSD. One is the host system running a terminal program like putty ("n 2") and the other is the hardwired VT100 terminal inside the FPGA of TRIPUTER ("n 1"). To use this you have to connect a 19 inch LCD monitor to the HDMI port.

With the last one you get a very fast terminal with a large screen of 64 rows by 128 columns. Please use "stty rows 64" and "stty columns 128" to inform NetBSD about the new screen size.

It is possible to see both: select "n 3". This is okay for just looking around in the system. But if you opens vi for example the screen output is not the optimum for one display or the other.

Although TRIPUTER has 512 MB of DRAM NetBSD will only use 256 MB. The reason is the location of the monitor program at x'1000\_0000. The monitor can not be shifted to another location without recompilation. For this task a software specialist is needed.

The upper 128 MB of DRAM is available in the range of x'1800\_0000 to x'1FFF\_FFFF. This range maybe used for graphics memory. Currently the graphic cannot be used due to software restrictions. NetBSD does not allow to write in this memory. Maybe a software driver is needed for this purpose.

TRIPUTER V1.2 supports four SCSI drives for NetBSD. One of four boot images can be selected:

<u>Start</u>	<u>Size</u>	<u>Description</u>
0	2 GB	NetBSD 1.5.3, uses 1.5 GB
2 GB	2 GB	NetBSD 4.99, uses 0.5 GB
4 GB	2 GB	currently not used
6 GB	2 GB	currently not used
8 GB	8 GB	second SCSI drive, name is sd1, visible in NetBSD if enabled
16 GB	8 GB	third SCSI drive, name is sd2, visible in NetBSD if enabled
24 GB	8 GB	fourth SCSI drive, name is sd3, visible in NetBSD if enabled

Currently there are two images of NetBSD available. One is a NetBSD 1.5.3 system which uses 1536 Mbytes and the other is a NetBSD 4.99 system which uses 511 Mbytes of disk space. They can be downloaded from the website [www.cpu-ns32k.net/NetBSD.html](http://www.cpu-ns32k.net/NetBSD.html) .

## TITAN5

TITAN is my own software for my NS32000 systems. The first version TITAN1 was developed on a NS32016 machine in the beginning of the 1990's. Due to the compatibility of the processors, it was easy to port TITAN1 to NS32532. Nevertheless changes in the memory management unit and the larger address space required modifications.

Current versions are TITAN3 on an NS32532 system and TITAN5 for the TRIPUTER system. The main differences result from different hardware.

TRIPUTER V1.2 has a basic version of TITAN not supporting the SATA device. It uses the full memory of 512 Mbyte. Inside the memory a RAM-Disk is available.

The main purpose for TITAN5 on TRIPUTER is to support the installation of disk images. Therefore TITAN5 now offers full support for FAT32 formatted SDHC cards. SD cards are not supported. The cards have to be inserted in the SDC socket of the PERI board. The following list describes all available commands (TITAN5 commands are case sensitive).

<u>Name:</u>	<u>Argument(s):</u>	<u>Description:</u>
"sdinfo"	-no-	shows information about the SD card used
"sddir"	-no- or dir/*filename*	shows the content of a directory
"sdfree"	-no-	shows the number of free clusters
"sdread"	*filename* <local_filename>	read one or more files from SD card and store them in the TITAN5 RAM disk
"sdwrite"	local_filename <filename>	write a file from the TITAN5 RAM disk to the SD card
"sdload"	filename address	load a file into the SATA device at a given address
"sdsave"	filename address size	save an area of the SATA device to the SD card
"sdren"	filename new_filename	rename an SD card file, only the DOS name can be changed!
"sddel"	*filename*	delete one or more files on the SD card

"filename" can be a DOS name or an extended DOS name. "\*filename\*" can have an asterisk on one or both ends. "local\_filename" is a TITAN5 filename.

"new\_filename" is only a DOS name. "address" and "size" are decimal numbers. Their unit is one Mbyte. The address can also be given in multiples of one Gbyte if a "g" or "G" is appended to the number. "<...>" is optional.

ATTENTION: IT IS NOT POSSIBLE TO OVERWRITE AN EXISTING FILE!!! IF YOU WANT TO DO SO PLEASE DELETE THE FILE FIRST.

TITAN5 uses "/" as a separator between directories and filenames. This is true also for the SD programs. Please note that FAT32 has a file size limit of 4GB - 1 .

TITAN5 comes also with a set of programs to do programming for it. Please read the following text to learn more about this feature.

Important hint: unfortunately TITAN5 uses sometimes German language - sorry for that!

To work with TITAN5 some programs have to be read from the configuration memory of the FPGA. Please follow the steps given on the next page.

<u>Step</u>	<u>Enter</u>	<u>Description</u>
1.	"set_time"	this command allows you to set the real time clock to the actual time.
2.	"time"	enter this command to see the actual time
3.	"mkdir tools"	this command will create a directory with the name "tools" in the ramdisk.
4.	"rom_read"	this command reads the configuration flash memory and copies the data in the directory "tools".
5.	"cd","dir"	can be used to look around.

With "set\_time" and "time" you can verify that the RTC of PERI is working. If you have inserted a battery in the socket the clock should be running if the Starter Kit is powered off.

Use "type" to look into the text files. All files without an extension are binary files. You can use "dump" to look into them. "sys" and "stat" show some information about the system.

"ed", "pas" and "asse" are the programs for program development. "ed" is the editor. If you use PuTTY then select "VT100+" for the function keys. The editor uses a command and insert mode like vi. Use "i" for insert and "x" for replace. To come back to command mode use F5. F6 places the cursor at the beginning of the file and F7 at the end. In the command mode press "q" to see the exit options: use the first letter to choose one.

"pas" translates a Pascal program to assembler code. The compiler is not intelligent. For example it doesn't understand the concept of pointers. All is done with simple arrays. This program has not been updated since 20 years. Maybe my last project will be to include code optimization - using registers for faster execution.

"pas" generates two text files: one with the extension ".32K" and the other with the extension ".COD". The former is the header code of the program and the latter is the program code. The assembler "asse" makes the executable out of them.

The Pascal source code file must use the extension ".PAS". Use "pas filename" without the extension. The same is true for the assembler: use "asse filename". The output will be an executable named "filename".

TITAN5 is case sensitive. TITAN5 uses some form of UNIX "history". Enter "h" to see the last 20 commands. You can execute one with "!" and a number behind.

If you use the monitor at the HDMI output you can redirect the output of TITAN5 to it. Enter "x" to switch forth and back.

Probably the most interesting program is for the Ethernet port. To start it type in "ftp -init" to enable the PHY device on the PERI board. The three LEDs will be lighted: LED1 displays the speed status which is on = 100Mbit/S, LED2 is link status which should be on and LED3 is receive status which is flashing from time to time.

Now you can enter "ftp" to transfer files. To enter the IP address and the MAC address of your computer you use "ftp IP-address MAC-address". The format of the IP address (32 bit only) is xxx.xxx.xxx.xxx and the MAC address comes in with xx-xx-xx-xx-xx-xx. The user name is "hugo" and the password is "xxx". You can see this in the "ftp.PAS" source code as constants. You may change it there...

My "ftp" program is not very capable. It does the minimum to work. Five commands are available: "LIST", "NLST", "RETR", "STOR" and "QUIT". Please enter the commands as written. Only one file is allowed for "STOR" and "RETR", for example "RETR myfile.dat" . Read in some big files from your PC to see whether the Ethernet is ok.

Use "ftp -stop" to shutdown the Ethernet port.

The next photo shows the connetions between PERI and a SATA drive.



Figure 1 : The power and signal connetions of the SATA drive to the PERI board.