

TRIPUTER

V0.33

User Manual

11.5.2019

Introduction

TRIPUTER V0.33 is a small computer based on the Cyclone V GX Starter Kit. The main purpose is to run NetBSD. The M32632 is the heart of the system running at 50 MHz. The actual version needs 9,502 of the 29,080 ALMs (33%) in the FPGA. (ALM = adaptive logic module)

First the FPGA has to be configured. This is done by the software Quartus Web Edition. Preferable is version 13.1*) or higher. The configuration needs no project definition. All information is contained in the SOF file or POF file. SOF files configure the SRAM cells in the FPGA directly. This is useful for testing a new hardware. POF is written to a flash device which configures the FPGA at power-up.

TRIPUTER V0.3 uses a terminal for user I/O. The connection is based on USB. My host is a PC running Windows XP. To enable the USB interface on the FPGA board a driver is needed. Maybe modern OS have this capability already build in. The driver is for the FT232R chip and can be downloaded from the website of FTDI (www.ftdichip.com).

I use HyperTerminal on my PC. The parameters of the transmission are 57,600 baud, 8 data bits, one stop bit and no parity. The software is easy to use. It has a function for downloading a text file without handshaking. This is used to download a program or data to TRIPUTER V0.33. Upload is currently not available and must be programmed by the user.

One disadvantage of USB for serial ports is the speed. The full potential of 57,600 baud is not reached during download. Measurements shows that the speed is exactly 1 byte per millisecond. Maybe other terminal programs are better. If you find one please tell me.

*) Quartus 13.1 needs the service pack 4 to function properly.

Hardware

Definitions:

0 : read as "0"

x : read value is unknown

Mem : internal memory of the FPGA

RAM : Read/Write Memory

ROM : Read Only Memory, made of FPGA RAM

Reg : Register , always 4 Bytes wide

R/M : Register/Memory

All addresses are in hexadecimal notation if not otherwise defined.

Reset behaviour:

After RESET the CPU starts program execution at address 00000000. To make a defined start the ROM is accessed instead of the DRAM.

This behaviour is changed to normal mode by an instruction fetch to an address \geq E0000000. The JUMP instruction can be used for this:

```
00000000          JUMP @x'E0000010 ; first opcode in ROM
```

Coding the target address as a displacement is possible.

The RESET button is KEY4 = CPU_RESET.

Memory Map:

<u>Address range</u>	<u>Type</u>	<u>Description</u>
00000000..1FFFFFFF	DRAM	512MB external LPDDR2 DRAM, see <u>Reset behaviour</u>
E0000000..E0000FFF	ROM	4KB internal MONITOR program
E0001000	Reg	UART : Serial Interface
E0002000:R	Reg	SWK : Slide Switches + Buttons
E0002000:W	Reg	LERG : Red and Green LEDs
E0002004:W	Reg	LESS : Seven Segment LEDs
E0003000:W	Reg	RC_CTRL : Read configuration control register
E0003000..E0003FFF	Mem	RC_MEM : Read Configuration data memory
E0004000	Reg	I2C_C : Control register
E0004800..E0004FFF	Mem	I2C_FIFO : I2C FIFO
E0005000	Reg	COUNT : NMI Counter
E0005004	Reg	NECO : NMIE + NMI Counter
E0006000..E000600F	Reg	Graphic & Terminal control registers
E0006100..E00061FF	Mem	Cursor definition
E0006800..E0006C16	Mem	Color table
E0007000..E0007FFF	Mem	TERM_FIFO : Terminal FIFO
E0008000..E000800F	Reg	SD Card control and status registers
E0008100..E0008107	Reg	SD Card status registers
E0008400..E000847C	R/M	SD Card control register and response memory
E000F000..E000FFFF	Reg	reserved (configuration switch)
E1000000..E107FFFF	SRAM	512KB external 16-bit SRAM
E2000000..E2FFFFFF	Mem	SDC_FIFO : SD Card interface fifo port
FFFFFE00..FFFFFE1F	Reg	Interupt Control Unit : NS32202 ICU

Register UART

Address : x'E000_1000

131	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!		!		!	T T T R R R	!	!
!	0 0 0 0 0 0 0 0	!	0 0 0 0 0 0 0 0	!	0 0 I E B I E B	!	D D D D D D D D
!	+	!	+	!	+	!	+

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
TI	TXI	13	R/W	TX Interrupt: set to "1" if transmission finished
TE	TXIE	12	R/W	TX Interrupt Enable: enables interrupt if TXI="1"
TB	TXB	11	R	TX Busy: "1" if transmitter is busy
RI	RXI	10	R/W	RX Interrupt: set to "1" if new data is available
RE	RXIE	9	R/W	RX Interrupt Enable: enables interrupt if RXI="1"
RB	RXB	8	R	RX Busy: "1" if receiver is busy
D	DATA	7:0	R/W	DATA[7:0]: 8-bit data to send or to read. A write starts a transmission and clears TXI. Read data clears the RXI.

$$\text{TXI} = \text{TXIE} = \text{TXB} = \text{RXI} = \text{RXIE} = \text{RXB} = 0$$

Both interrupts use the same interrupt input of the CPU. If both interrupts are enabled the software must find the active source. Maybe both are active at the same time.

Register SWK

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 <u>S S S S S S S</u>	! <u>S S S S S S S S</u>	!
!	+	!	+	!

Register LERG

131	24	23	16	15	8	7	0
!	+	!	+	!	+	!	!
!x x x x x x x x	!	<u>G G G G G G G G</u>	!	x x x x x x x x	!	<u>R R R R R R R R</u>	!
!	+	!	+	!	+	!	!

no action

The LED named LEDR9 is used by the hardware to show any problems with the DRAM interface. If you ever notice that this LED is blinking please call the service hotline. LEDR8 shows an access of the SD card.

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	H H H H H H H	!	H H H H H H H	!
!	x 3 3 3 3 3 3	!	x 1 1 1 1 1 1 1	!
!	+	!	+	!
!	H H H H H H H	!	H H H H H H H	!
!	x 2 2 2 2 2 2 2	!	x 0 0 0 0 0 0 0	!
!	+	!	+	!

TRIPUTER V0.33 User Manual, page 4 of 18

Reset

no action

Remark

The segment 0 is LESSx[0] at the top clockwise up to segment 6 which is LESSx[6]. DP is not available.

----- Module Read Configuration Memory -----

The starter kit has a flash memory to load the configuration of the FPGA during power up. The flash is much bigger (32 MB) than the FPGA needs. Therefore the rest is free for the user. TRIPUTER V0.33 stores the monitor program of NetBSD (32 KB) at address x'600000.

The module contains a memory block of 1 KB. Program access may be overlapped with reading from the flash. Operation of the module is simple: write the desired start address to a register and the hardware will read 512 byte of data.

Register RC_CTRL

Address : x'E000_3000

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x	A	!A A A A A A A A	!A A A A A A A x	!x x x x x x x x !
!	+	!	+	!

ID	Name	Bits	Access	Description
A	ADDRESS	24:9	W	Flash address to access, the lower bits are "0" A[9] selects also the half of the RC_MEM memory where the data read from the flash is stored.

Memory RC_MEM : Read only

Address : x'E000_3000 - x'E000_3FFF

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	B	!D D D D D D D D !
!	+	!	+	!

ID	Name	Bits	Access	Description
B	BUSY	8	R	1=Read of flash ongoing, 0=no operation
D	DATA	7:0	R	Flash data, access address must be multiple of 4

The next page shows an example of an assembler program using this module.

```

; This program reads the configuration flash.
; Input parameters:
; R0 contains the number of blocks (each having 512 bytes)
; R1 contains the address to read from Flash
; R2 contains the address where to write the data

rcfg:    save [r3,r4]                ; program entry point
         movd x'E0003000,r4          ; address of RC_CTL = RC_MEM
         movd r1,0(r4)               ; start read
         tbitb 9,r1                  ; first access to odd address?
         bfc rcfg1                   ; no
         orw x'800,r4                ; yes, change RC_MEM address

rcfg1:   tbitb 8,0(r4)
         bfc rcfg1                   ; wait for BUSY to go to "1"

rcfg2:   tbitb 8,0(r4)
         bfs rcfg2                   ; wait for BUSY to go to "0"

         cmpqw 1,r0                  ; last block read?
         beq rcfg3                   ; yes
         addr x'200(r1),r1           ; no, increment pointer
         movd r1,0(r4)               ; start next read

rcfg3:   movd 512,r3

rcfg4:   movb -4(r4)[r3:d],-1(r2)[r3:b] ; transfer data
         acbw -1,r3,rcfg4

         addr x'200(r2),r2           ; increment pointer
         xorw x'800,r4
         acbw -1,r0,rcfg2            ; big loop

         restore [r3,r4]
         ret 0

```

----- Module I2C -----

This module controls three external peripherals available on the Starter Kit. One is the HDMI interface (ADV7513), the second is the Audio interface (SSM2603) and the last one is a clock generator (Si5338). It is not easy to use today's complex devices and a user has to download and read the documentation. TRIPUTER V0.33 uses the HDMI and program this device at boot time. Its I2C address is x'72.

Register I2C_C

Address : x'E000_4000

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	!	!	D D C F E E	!
!x x x x x x x x	!x x x x x x x x	!x x I Q Q U M R	!D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
DI	SDA_IN	13	R	SDA pin status
DO	SDA_OUT	12	R	Internal SDA driver status
CO	SCL_OUT	11	R	Internal SCL driver status
FU	FULL	10	R	I2C FIFO full flag
EM	EMPTY	9	R	I2C FIFO empty flag
ER	ERROR	8	R	I2C error flag
D	Data	7:0	R	I2C read data, there is no FIFO for I2C read.

Register I2C_C

Address : x'E000_4000

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 F R	!
!	+	!	+	!

ID	Name	Bits	Access	Description
F	FAST	1	W	Fast bit, if set selects fast operation of I2C: 16 CPU clock cycles per bit, otherwise 64 clock cycles.
R	RUN	0	W	Run bit, if set I2C is active.

Reset

F = R = 0

Memory I2C_FIFO : Write only

Address : x'E000_4800 - x'E000_4FFF

131	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	!	!	E B R	!
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 N E D	!D D D D D D D D	!
!	+	!	+	!

ID	Name	Bits	Access	Description
EN	END	10	W	1=End I2C transmission, STOP condition
BE	BEGIN	9	W	1=Begin I2C transmission, START condition
RD	READ	8	W	1=Read data from device
D	Data	7:0	W	I2C write data

Remark

The FIFO has 128 entries. All bits have to be written in one word. If the FIFO is full no further writes are possible.

Register COUNT

Address : x'E000_5000

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!0	0	0	0	0	0	C	C	!
C	C	C	C	C	C	C	C	C
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
C	COUNTER	25:0	R	COUNTER[25:0]: counts upward starting at 0 to 49,999,999 . This counter is not stopable, except in Reset. The NMI occurs if the counter is >49,999,983.

Reset

COUNTER = 26'd0

Register NECO

Address : x'E000_5004

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!N	0	0	0	0	0	C	C	!
C	C	C	C	C	C	C	C	C
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
N	NMIE	31	R/W	NMI Enable: enable NMI if set to "1"
C	COUNTER	25:0	R	COUNTER[25:0]: same as register COUNT

Reset

NMIE = 0 , COUNTER same as in COUNT

----- Module Graphic & Terminal -----

The graphic and terminal interface supports two different operating modes: the graphic mode with a resolution of 1280 by 1024 pixels in four different color modes and a text mode. The text mode shows 64 lines of 128 characters. Control codes are compatible to VT100. These two modes can be used also simultaneously.

The intended monitor is a 19 inch LCD display at 60 Hz frame rate. The pixel clock is 90 MHz. The HDMI output can be connected with the proper cable to a DVI input. For HDTV resolution the required bandwidth is currently too high.

The display data is fetched from the DRAM by DMA. Please note that the 24-bit color mode is using a large part of the available bandwidth of 800 MByte/sec. No user action is required to setup the DMA operation.

The 24-bit color mode uses a compact format in memory. 3 bytes are used for one pixel. A whole line uses 3,840 bytes.

The character set of the terminal is fixed. The character field is 10 pixels wide and has a height of 16 lines.

Register GT_CTRL

Address : x'E000_6000

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	! +
!F ! I U C C E !				
!E x x x x x x x !x x x x x x x x !x x x x x x x !x x x E L M M N !				
! +	! +	! +	! +	! +

ID	Name	Bits	Access	Description
FE	FRAMEEND	31	R	FE is set at the end of a frame. Software uses this bit to switch to another memory area to display. A read from address x'E000_6004 clears this bit.
IE	INTENA	4	W	Interrupt enable bit for the FE bit (bit 31).
UL	USELUP	3	W	If this bit is set, the color look up table is used.
CM	COLMODE	2:1	W	Color mode: <div style="margin-left: 20px;"> b'00 : 1 bit per pixel b'01 : 8 bit per pixel b'10 : 16 bit per pixel b'11 : 24 bit per pixel </div>
EN	ENABLE	0	R/W	Enable video, this bit must be set if the graphic and terminal unit is used.

Reset

EN = 0

Register GT_GRAF

Address : x'E000_6004

!31	24!23	16!15	8 !7	0 !
! +	! +	! +	! +	! +
!x x x G G G G G !G G G G G G G G !G G G G G G G G !x x x x x x x x !				
! +	! +	! +	! +	! +

ID	Name	Bits	Access	Description
G	GRAFADR	28:8	W	Startaddress for graphic memory. It can be anywhere in the 512 MB DRAM. The lower 8 bits are always 0.

Register GT_TEXT

Address : x'E000_6008

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!F F		!		!		!		!
!E E	0 0 0 0 0 0	!	0 0 0 0 0 0	!	0 0 0 0 0 0	!	T T T T T T T T	!
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
FF	FIFOFUL	31	R	Terminal FIFO is full.
FE	FIFOEMP	30	R	Terminal FIFO is empty.
T	TEXTLIN	7:0	W	Start display textline: valid values are 0 to 63. 0 is at the top of the screen. Any other value will disable the terminal.

Register GT_CURSOR

Address : x'E000_600C

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!0 0 0 0 0	Y Y Y	!	Y Y Y Y Y Y Y Y	!	0 0 0 0 0	X X X	!	X X X X X X X X
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
Y	YPOSI	26:16	W	Y-Position of cursor, 0 is at the top of the screen. Valid values are 0 to 1023, values > 1023 disable the cursor.
X	XPOSI	10:0	W	X-Position of cursor. Valid values are 0 to 1279.

Memory CURSOR : Write only

The cursor is a 32 by 32 pixel wide field which has the highest priority to display if enabled. The upper left pixel is the address in the register GT_CURSOR. Each pixel has 2 bits to use three colors and a transparent mode:
2'b00 : transparent mode

2'b01 : color 1 defined at address x'E000_6C04

2'b10 : color 2 defined at address x'E000_6C08

2'b11 : color 3 defined at address x'E000_6C0C

The 1024 pixels by 2 bits require 256 byte to store. The upper left pixel is defined at the lowest address, bits 1:0 .

Address : x'E000_6100 - x'E000_61FF

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!D D D D D D D D	!	D D D D D D D D	!	D D D D D D D D	!	D D D D D D D D	!	D D D D D D D D
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	31:0	W	Write data to define cursor.

Memory LOOKUP_TABLE : Write only

The lookup table is a 24 bits wide memory containing 262 locations. Its use depends on the selected color mode. The 1 bit color mode uses the locations 0 and 1. If no lookup table is used black (0) and white (1) is shown.

8 bit color mode simply selects one of the locations 0 to 255. A 16 bit pixel has three fields used for color definition:

Bits 15:11 used for RED, lookup location 0 to 31

Bits 10:5 used for GREEN, lookup location 0 to 63

Bits 4:0 used for BLUE, lookup location 0 to 31

24-bit color mode uses three bytes, one for each color. In lookup mode each byte is translated to any other byte.

The locations 256 - 259 are used for the cursor. Locations 260 (background) and 261 (character) are used for the terminal color definitions.

The lookup memory can be written in bytes, words or double-words.

Address : x'E000_6800 - x'E000_6C16

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!	0 0 0 0 0 0 0 0	!	R R R R R R R R	!	G G G G G G G G	!	B B B B B B B B	!
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
R	RED	23:16	W	Write data to define RED.
G	GREEN	15:8	W	Write data to define GREEN.
B	BLUE	7:0	W	Write data to define BLUE.

Memory TERM_FIFO : Write only

The terminal FIFO has 1024 byte-wide entries. The speed of the terminal is very high (around 40 Mbaud). Only clear operations will take longer. But it is better to check the FIFO status before writing large amounts of data.

The FIFO can be written with byte, word and double-word in the 4 kbyte address range beginning at x'E000_7000. The byte at the lowest address will be shown first.

The terminal is not able to execute all VT100 command sequences. It is optimized for using NetBSD. If something is missing please inform the author of the user manual.

Address : x'E000_7000 - x'E000_7FFF

!31		24!23		16!15		8 !7		0 !
!	+	!	+	!	+	!	+	!
!	D D D D D D D D	!	D D D D D D D D	!	D D D D D D D D	!	D D D D D D D D	!
!	+	!	+	!	+	!	+	!

ID	Name	Bits	Access	Description
D	DATA	31:0	W	Write data to TERM_FIFO.

----- Modul SD Card -----

TRIPUTER V0.33 enables the SD card interface of the starter kit. It uses 4 bit for data transfer. The bus speed is 25 MHz and the transfer rate is 12.5 Mbytes per second. The interface supports at the moment only SDHC cards.

The SDC requires a complex startup procedure. Afterwards read and write accesses are more or less easy to implement. TRIPUTER V0.33 has no DMA hardware for data transfer.

Register SDC_STA

Address : x'E000_8000

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	S S S S S	!R C W R C C C C	!W R R A	!
!	1 1 0 C D D D D	!X E D D D D D D	!E L S E 0 0 0 0	!
!	+	!	+	!
!	0 0 0 0 Q F S 0	!	+	!

ID	Name	Bits	Access	Description
SC	SDCMD	28	R	The status of the SD CMD pin.
SD	SDDAT	27:24	R	The status of the four SD DAT pins.
RX	RXDONE	23	R	If set the response of the device has been received.
CE	CRCERR	22	R	If set the received response has a crc error.
WD	WRDONE	21	R	Write Done: if set data write is done, only set if there is no crc error.
RD	RDDONE	20	R	Read Done: if set data read is done.
CD	CRCDAT	19:16	R	If set a crc error is received during read on the corresponding data pin.
WE	WRERR	15	R	Write Error: if set a crc write error on the data pins was detected in the SD card.
RL	RDLEER	14	R	Read Leer: if set the read buffer is empty.
RS	RESTAT	13	R	Response Status: the response bits 31:19 are not "0"
AE	AUTERR	12	R	Auto Error: if set an error occurred during an APP command
AO	ALLON	3	R(W)	All on: if "1" the SDC interface is active
RF	RUNFL	2	R(W)	Run flag: if "1" the SD clock is running
SS	SLOWSP	1	R(W)	Slow speed: if "1" the slow clock is used (only during initialization)

Remark

The bits ALLON, RUNFL and SLOWSP can be set in the register SDC_CTL.

Registers SDC_COUW & SDC_COUR

The registers count the number of read and written blocks of the SDC interface.

Address : x'E000_8100 = SDC_COUR, number of blocks read

Address : x'E000_8104 = SDC_COUW, number of blocks written

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	0 0 0 0 0 0 C C	!C C C C C C C C	!C C C C C C C C	!
!	+	!	+	!

ID	Name	Bits	Access	Description
C	COUNT	25:0	R	The 26 bits wide counter value

Remark

The chip reset doesn't reset the registers. Use SDC_CTRL for this purpose.

Register SDC_BM

Address : x'E000_8400

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!B B B B B B B B	!B B B B B B B B	!0 0 0 0 0 0 0 0	!R R R R R R R R	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
B	BLKCOU	31:16	R	The actual number of blocks to read or write
R	RESDAT	7:0	R	The reponse data memory: address bits 7:2 select one of 32 bytes received although the maximum of SD response is 136 bits = 18 bytes.

Register SDC_PAR

Address : x'E000_8000

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!P P P P P P P P	!P P P P P P P P	!P P P P P P P P	!P P P P P P P P	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
P	PARAM	31:0	W	Parameter for a SD card command. This register can be written with bytes, words or double-word.

Register SDC_CMD

Address : x'E000_8004

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x x	!x x x x x x x x	!x x x x x x x x	!x C C C C C C C	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
C	CMD	6:0	W	The command number is given in bits 5:0. If bit 6 is set an APP command is executed (two SD commands are executed together).

Register SDC_BLO

Address : x'E000_8008

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x x	!x x x x x x x x	!B B B B B B B B	!B B B B B B B B	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
B	BLOCK	15:0	W	The number of blocks to read or write is set in this register: 1 to 65535 is allowed.

Register SDC_ID

Address : x'E000_800C

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!x x x x x x x x	!x x x x x x x x	!I I I I I I I I	!I I I I I I I I	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
I	IDNUM	15:0	W	The ID number is set in this register. The ID is determined during initialization and later used by certain commands, for example APP command.

Register SDC_CTRL

The control register has a special write mode: a write access only modifies the bits which are set to "1" during the write access. The bit 0 determines which value is stored in the activated control bit. For example the byte value x'0E set the control bits 3,2 and 1 to "0".

Address : x'E000_8400

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	!	!	!	C C A R S D !
!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 0 0 0 0 0 0	!0 0 W R O F S A !	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
CW	CLEARW	5	W	If "1" set the SDC_COUW register to 0
CR	CLEARR	4	W	If "1" set the SDC_COUR register to 0
AO	ALLON	3	W(R)	All on: if "1" the SDC interface is active
RF	RUNFL	2	W(R)	Run flag: if "1" the SD clock is running
SS	SLOWSP	1	W(R)	Slow speed: if "1" the slow clock is used (only during initialization)
DA	DATA	0	W	Data bit

Reset

ALLON = RUNFL = SLOWSP = 0

Remark

The bits ALLON, RUNFL and SLOWSP can be read in register SDC_STA.

Memory SDC_FIFO

The SDC modul contains a write FIFO of 2 KB and a read FIFO of 1 KB. The access of the FIFOs is very flexibel and can use byte, word or double-word. It is important to note that an access to an empty read FIFO will halt the CPU! The same is true if the write FIFO gets full. The SD card is a serial device by definition and this means that it will send or receive data until the host sends a stop command. Therefore I have reserved a huge address area (16 MB) to cover this behaviour with the MOVS opcode of Series 32000.

Address : x'E200_0000 - x'E2FF_FFFF

!31	24!23	16!15	8 !7	0 !
!	+	!	+	!
!	D D D D D D D D	!	D D D D D D D D	!
!	+	!	+	!

<u>ID</u>	<u>Name</u>	<u>Bits</u>	<u>Access</u>	<u>Description</u>
D	DATA	31:0	R/W	Read or Write data to SDC FIFOs.

Remark

Inside the address range the address is not used.

----- Modul NS32202 ICU -----

TRIPUTER V0.33 uses the NS32202 ICU of the PC532. Unfortunately this device is too complex to be described here. Please read the data sheet which is available at www.cpu-ns32k.net . TRIPUTER uses the interrupt 8 for the graphic interrupt and interrupt 9 for the UART interrupt. The interrupts are active high. Edge triggering on the rising edge or level triggering on the high level is possible. A 5 MHz clock is available for the internal counters. The prescaler of the ICU cannot be used with this clock.

Software

TRIPUTER V0.33 uses a simple monitor program called MONITOR. It provides six commands: LOAD, RUN, DUMP, NETBSD, + and - . Only the first letter of LOAD, RUN, DUMP and NETBSD is necessary. Commands and addresse are not case sensitive. Addresses are entered as hexadecimal numbers.

MONITOR displays a second clock on the seven segment LEDs. If a character is received by the UART the value is shown on the red LEDs and the index in the buffer on the green LEDs. Heavy flashing occurs during a download.

At boot time the MONITOR initializes the ADV7513. Therefore application programs can immediatly use the graphic and the terminal.

The content of the ROM can be replaced by any other software on request.

Register Definitions:

SP0	Stack Pointer	00000300
INTBASE	Interrupt Base	00000300
SB	Static Base	00000400

All other registers are not used.

Memory Map:

00000200..000002FF	Stack Area
00000300..0000037F	Interrupt Vector Area
00000380..000004FF	Static Base Area
00000500..000005FF	Serial Interface Input Area

<u>Commands</u>	<u><CR></u>	<u>Description</u>
L(OAD) address	YES	LOAD downloads bytes from the host system. The format is Intel Hex without any flow control. LOAD shows after each line received the total number of bytes received.
R(UN) address	YES	RUN executes a program. It uses the instruction "BSR addr" to start the program. The instruction "RET 0" is used at the end of the program to return to MONITOR.
D(UMP) address	YES	DUMP displays 16 lines of 16 bytes each. Each line shows the address, the bytes in hexadecimal form and a alphanumerical interpretation.
N(ETBSD) modus	YES	NETBSD starts NetBSD. "modus" can be a two-digit number. The right number (or only one digit) selects the output device: modus 1 : output => hardware-terminal (HDMI) modus 2 : output => host modus 3 : output => host and hardware-terminal (HDMI) The left number selects the base address in GByte for the image to be used on the SDHC card. Only values of 0,2,4,6,8,A,C and E are allowed.
+	NO	performs a DUMP with the last DUMP address + 256.
-	NO	performs a DUMP with the last DUMP address - 256.

The command letters can be also lower-case.

NetBSD requires the monitor program of the PC532. There are two possibilities: either it is already contained in the configuration flash or it has to be loaded manually in the SRAM. For this please enter the download command L(OAD) and use the address E1000000. The monitor mon_auto.hex is contained in the zip file TRIPUTER_V033.zip which can be loaded from www.cpu-ns32k.net/TRIPUTER.html.

To work with NetBSD it is necessary to load an image on the SD card. Two images are available at www.cpu-ns32K.net/NetBSD.html. The size of one is 1.5 GB and the size of the other is 0.5 GB. Both can be loaded on the SD card. The start address in block numbers is either 0 or a multiple of 0x400000 (= 2GB). Only SDHC cards are supported.

As an exemplar for an Intel hex file the first and the last line is shown:

```
:0800000000102030405060708D4
:000000001FF
```

NetBSD

TRIPUTER V0.3 has implemented the first guest system: the PC532 running NetBSD. TRIPUTER can be at any time only in one mode of operation: either TRIPUTER or PC532. Some hardware characteristics are different in both systems. For example in PC532 mode the external SRAM became a ROM to store the monitor program of PC532.

It is not the purpose of this manual to describe the features of the guest systems. For all the planned systems this is too much work for one person. I assume that the user knows the basics of the system of interest.

After the start of NetBSD with "N modus" you will see the output of the PC532 monitor program. Enter "boot" to start NetBSD. The next step requires just <CR>. Then the boot procedure continues. At the end a username is requested. "root" is always available with no password. If you want to stop the system please use "halt".

The PC532 uses a SCSI drive as the mass storage device. TRIPUTER uses an SD card for this purpose. The problem with SD cards is their reliability. NetBSD is writing very often small information packets to the mass storage. Even if you do not enter a program and compile it there will be modifications of the SD content. Therefore it is strongly recommended to make a backup from time to time.

Please send me a note if you see problems with your SD card: info@cpu-ns32k.net. Card size and card type and how long it was in use are of interest. I will collect such information and make a statistic which cards are best to use.

There are two choices to see the text output of NetBSD. One is the host system running a terminal program like putty ("n 2") and the other is the hardwired VT100 terminal inside the FPGA of TRIPUTER ("n 1"). To use this you have to connect a 19 inch LCD monitor to the HDMI port.

With the last one you get a very fast terminal with a large screen of 64 rows by 128 columns. Please use "stty rows 64" and "stty columns 128" to inform NetBSD about the new screen size.

It is possible to see both: select "n 3". This is ok for just looking around in the system. But if you open vi for example the screen output is not the optimum for one display or the other.

Although TRIPUTER has 512 MB of DRAM NetBSD will only use 256 MB. The reason is the location of the monitor program at x'1000_0000. The monitor can not be shifted to another location without recompilation. For this task a software specialist is needed.

The upper 128 MB of DRAM is available in the range of x'1800_0000 to x'1FFF_FFFF. This range maybe used for graphics memory. Currently the graphic cannot be used due to software restrictions. NetBSD does not allow to write in this memory. Maybe a software driver is needed for this purpose.