

4.0 Device Specifications (Continued)

TABLE 4-1. Table of Interface Signals (Continued)

Symbol	Pins	Signal Name	I/O	Active	TRI-STATE®
ILQ	1	Interlocked Bus Cycle	Output	Low	No
INVBLK	1	Invalidate Block	Input	Low	
INVDG	1	Invalidate Data Cache	Input	Low	
INVIC	1	Invalidate Instruction Cache	Input	Low	No
IR0-3	4	Maskable Interrupt (0-3)	Input	Encode	Yes
IREF	1	Internal Reference	Output	Low	No
ISE	1	In-System Emulation (Sampled at Reset)	Input	High	
NMI	1	Non-Maskable Interrupt	Input	Edge	
PAGE	1	Same Page	Output	Low	Yes
PFSA	1	Program Flow Status (Pipe-A)	Output	Low	No
PFSB	1	Program Flow Status (Pipe-B)	Output	Low	No
PIPEN	1	Pipelined Bus Enable	Input	High	Yes
PLAT	1	Page Latch Enable	Input	Low	
PT2	1	Possible T2 of the Bus Cycle	Output	High	
RDY	1	Ready	Input	Low	
RST	1	Reset	Input	Low	No
SCLK	1	Serial Link Clock	Input	Low	
SDIO	1	Serial Data I/O	I/O		Yes
SDIN	1	Serial Link Data Direction In	Output	Low	No
SHDW	1	Shadow Mode	Input	Low	No
ST0-3	4	Status (0-3)	Output	Encode	No
STAII	1	Timer Control	I/O	High	No
TXA	1	Timer Trigger	Input	Low	
TXB	1	TRI-STATE All Outputs	Input	High	
U/S/	1	User/Supervisor Mode/ Inheraved Memory	I/O	Encode	Yes
ILVD	1	Sampled at Reset) (Sampled at Reset)	Output	High	
WAIT	1	Wait	Input	High	
XBRFA	1	Extended Bus Retry Acknowledge	Output	Low	No

istics of the NS32SF641

No

Yes

No

Yes

Yes

Yes

Note 2: During reset SDIO is also in TRI-STATE.

Note 1: All of the output signals of the NS32SF641, except for ERF, are TRI-STATE while in Shadow mode. The TRI-STATE column of Table 4-1 refers only to the state of the signal during hold, extended-duty, and reset.

Table 4-1 refers only to the