

4.0 Device Specifications (Continued)

4.1 NS32SF641 PIN DESCRIPTIONS

Table 4-1 lists the signals in alphabetical order. A description of the packaging and electrical characteristics of the NS32SF641 follows.

TABLE 4-1. Table of Interface Signals

Symbol	Pins	Signal Name	I/O	Active	TRI-STATE®
A0–31	32	Address Bus	I/O		Yes
ADS0	1	Address Strobe 0	Output	High	No
ADS1	1	Address Strobe 1	Output	High	No
BE0–7	8	Byte Enable (0–7)	Output	Low	Yes
BP	1	Break Point	Output	Low	No
BRT	1	Bus Retry	Input	Low	
BW0–1	2	Bus Width (0–1)	Input	Encode	
CASEC/ BW64	1	Cache Section/ 64-Bit Default Bus (Sampled at Reset)	I/O	Encode Encode	Yes
CBE	1	Configuration Buffer Enable	Output	Low	No
CIIN	1	Cache Inhibit In	Input	High	
CIOUT	1	Cache Inhibit Out	Output	High	
CLK	1	Bus Clock	Input		
D0–63	64	Data Bus (0–63)	I/O		Yes
DAK0	1	DMA Acknowledge 0	Output	Low	No
DAK1	1	DMA Acknowledge 1	Output	Low	No
DCLK	1	Delayed Bus Clock	Output		No
DDIN/ TST	1	Data Direction In/ Self Test Enable (Sampled at Reset)	I/O	Low Low	Yes
DRD	1	Data Read	Output	Low	Yes
DRQ0	1	DMA Request 0	Input	Low	
DRQ1	1	DMA Request 1	Input	Low	
DSEL	1	Data Select	Output	Encode	Yes
DWR0	1	Data Write Strobe 0	Output	Low	Yes
DWR1	1	Data Write Strobe 1	Output	Low	Yes
EOT	1	End Of DMA Transfer	Input	Low	
ERR	1	Error	Output	Low	No
HLDA	1	Hold Acknowledge	Output	Low	No
HOLD	1	Hold Request	Input	Low	
IDLE	1	Idle Cycle Request	Input	Low	

Note 1: All of the output signals of the NS32SF641, except for ERR, are TRI-STATE while in Shadow mode. The TRI-STATE column of Table 4-1 refers only to the state of the signal during hold, extended-retry, and reset.

4.0 Device Sp

Symbol	Pi
ILO	
INVBLK	
INVDC	
INVIC	
IR0–3	4
IREF	
ISE	
NMI	1
PAGE	1
PFSa	1
PFSB	1
PIPEN	1
PLAT	1
PT2	1
RDY	1
RST	1
SCLK	1
SDIO	1
SDDIN	1
SHDW	1
ST0–3	4
STALL	1
TXA	1
TXB	1
TRIS	1
U/S/ ILVD	1
WAIT	1
XBRTA	1

Note 1: All of the output signals are in the high-impedance state of the signal during hold.

Note 2: During reset SDIO is in the high-impedance state.